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ABSTRACT 
Very-Large-Scale-Integrated (VLSI) packaging technology continues to 
utilize smaller packages containing proportionally large dies. The increased 
geometric complexity, variable material properties, and mixed boundary 
conditions that are frequently encountered, limit the use of analytical 
methods. A unified analytical, experimental and numerical approach ·is 
necessary to fully evaluate the thermal/mechanical response of integrated 
semiconductor packages. Computerized modeling techniques, in optimizing 
design and reliability of packages, have been vastly used over the last decade. 
Stress modelhig highlights critical regions of the packages where failure might 
initiate. The· most common cause for failure in integrated semiconductor 
(IC) packages is temperature cycling, leading to thermal fatigue. The 
mismatch in the coefficients of thermal expansion (CTE) be.tween different 
materials, nori uniform temperature distribution, and sudden changes in 
ohmic resistances when the device is powered on and off can induce thermal 
stresses in the package. This research involved investigation of the effect of 
different desig~ ·parameters on the performance of a dual-in-line package by 
simulating -alternative design options using finite element techniques. A 
. 
/ 
hybrid approach to stress analys_is by the unification of moire' interferom~try 
and finite element modeling was used, providing an efficient means for the 
reduction of experimental data. Thermo-mechanical displacement data from 
high sensitivity moire' interferometry was used as input for finite element 
analysis .(FEA) and the stress field then determined. 
1 
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Chapter 1 
1.1 Packaging Design and Manufacturing 
The increasing demands of the electronics industry for more pack?ge 
input/ output, makes the field of packaging design and fabrication ever 
challenging. A thorough study of technical as well as commercial factors is 
necessary for the selection of appropriate package configuration and 
constituent materials so that the device can perform. reliably both during 
assembly and application. Package ·performance is related to a number of 
parameters, the most important among them being: thermal performanfe, 
electrical performance, and mechanical/thermomechanical ·performance. A 
designer must take into account; 
• Physical design 
• Electrical design 
• Design for Manufacturing (cost) 
• Reliability design 
As one set of design variables may conflict with another, this complex design 
process necessitates optimization involving trade-off to achieve the desired 
results. 
2 
Computer simulation offers t-he most cost effective way to assess 
different designs. A number of commercially available finite element 
software programs provide the means to model and analyze different 
processes and predict device performances. This has helped immensely in 
lowering packaging cost. New products can now be designed and µiarketec;l in 
a relatively short period of time. 
1.2 Fabrication 
The most common and least expensive of the different packages 
availabl~ is the molded plastic dual-in-line package (.DIP). Figure 1.1 shows 
a typical DIP. The package has a rectangular body with two rows of leads on 
the long sides. The construction of the package begins with a stamped or an 
etched met-al lead frame usually between 0.152 to 0.254 mm (6 to 10 mils) 
thick. The primary function of the lead frame is to provide mechanical 
support and electrical connection to the chip. Anything below 0.152 mm 
reduces the effect of the lead frame. The thermal mismatch between the lead 
and chip material tends to produce stresses on the chip. Hence, it is desirable 
to have a material with a CTE close to that of the chip but with a good 
thermal conductivity. Copper and Alloy-42 are the two most commonly used 
materials [1]. Any stresses produced are then sought to be negated by other 
means such as conformal coatings on the chip surface and the use ·of 
conformal die attach. 
The chip is bonded to the lead frame ·by a material which is usually 
3 
Chip 
Le2d rrai"iie pad Lead (ram~ 
Figure 1.1 : A molded plastic dual-in-line package 
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metallic, such as gold-silicon eutectic or an epoxy/polyimide filled with silver, 
die attach. This bond helps in reducing the thermal mismatch between the 
lead frame and chip. A common defect that occurs while bonding is. "void 
formation" [2]. This leads to an increase in the thermal resistance of the 
package. The choice of a bond should strike a compromise between 
mechanical stress and humidity performance. Next the chip is connected to 
the le~d fingers by wire bonding. Aluminum or pure gold wires are used to 
provide this electrical connection. These wires should have sufficient tensile 
strength and rigidity to provide the needed shape. Following this process, the 
chips are encapsulated in plastic by transfer molding. The plastic has ·a 
number of functions to fulfill, namely : 
• Support the chip from mechanical stresses due to handling, shock, fatigue 
loading, etc. 
• Provide environmental protection against corrosion 
• Be able to accommodate the input/ output connections 
The complex problem of thermal stress makes the choice of an encapsulant 
an extremely critical one to the ultimate reliability of the package. The ideal 
encapsulant should typically have excellent adhesion properties to the silicon 
and lead frame, low CTE, low modulus of elasticity and low cost. Although 
one material can never satisfy all these requirements, low stress molding 
compounds like epoxy resins have a widespread use. Finally, external lead 
finish on the package is done either by hot solder dipping or electro-plating. 
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1.3 Modes of Failure 
Corrosion failure was one of the most common causes for failure in 
packages. Improved molding compound design has greatly reduced this· 
problem, but with the increased use of large chips in small size packages, new 
types of failure have arisen: microscopic cracks in the silicon ~afer, defects in 
passivation, voids in the die attach, wire bond failures, and cracking in. the 
plastic package. These can all initiate failure as a -result of the mechanical 
stresses due to thermal cycling. 
1.3.1 Corrosion Failure 
The use of chips in a humid environment can cause moisture to 
permeate the package and corrode the aluminum. pads. If there is a gap 
between the plastic and the pad, water can accumulate and on evaporation 
can exert high pressure leading. to cracks in the. plastic. Improvement of th~ 
encapsulant's impermeability to moisture can be made by ensuring high 
purity with respect to ionic contamination. This, along with stringent 
cleanliness standards, has -reduced the corrosion problem. 
1.3.2 Mechanical Stress Failure 
Temperature cycling failures in plastic packages is a major cqncern. 
The silicon-plastic and the lead-plastic interfaces are the most susceptible to 
6 
I 
stress co11centr~tions (Figure 1.2). At the silicon~plastic interface the 
co1nmon problems are: delamination of interface, sheared wire bonds and crack 
Encapsu1ant Chip 
Crack Le2d rr2me pad 
Lead !r2me 
De lamination 
Figure 1.2 : Thermally induced cracks at interfaces. 
propagation at the chip corner. On the lead frame-plastic interface similar 
cracks can occur. A number of solutions such as using low stress molding 
compounds, improving adhesive bond between the interfaces, and use of 
conformal coatings on the chip surfaces have been adopted. 
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1.3.3 Wire Bond Failure 
Ultra-fine wires which connect the chip to the lead fingers can fail due 
to weak bonding, contamination effects or by undergoing thermal cycling. 
Die coatings which are used to reduce stresses on the die surface tend to 
increase the stresses at the bond ~wire as shown by Edwards et al. [3]. A 
possible way to avoid this is suggested by making sure that the coating does 
not come in contact with the bond and wire. 
A lot of work, both, experimental and numerical, has been done to 
seek solutions for these problems. Peizo sensitive sen~or chips have been used 
by researchers from Unisys Corporation [4] and Texas Instruments, Inc. [5] 
to measure the stresses induced on the chip. FEA has been extensively used 
to investigate structural and non-structural problems. Studies by Okikawa et 
al. [6] relate the occurrence of cracks at the corners and edges of chip to the 
high shear stresses on the chip. Schroen et al. [3,5] have published a number 
of papers wherein the the die attach and encapsul~tion processes have been 
simulated to arrive at an optimum design. They have studied the effect of 
conformal coatings on the chip stresses and the effect they have on wire bond 
failures. The effect of voids in the die attach has been modeled by Chiang·. 
and Shukla [2]. All of the above work used an entirely numerical [4] or an 
entirely experimental approach [5] and then the validity of the results was 
verified by comparison. The objective of this research was to apply an 
unified experimental-numerical approach _to study the thermal stresses 
8 
( 
induced in an IC package. 
1.4 Objectives of the research 
Most of the stresses that are induced along the assembly of an IC 
package are during the die attach and encapsulation processes. Reliability 
test on IC packages are done by having them undergo thermal cycling so as 
to produce thermal fatigue. In addition to this, whenever a device is powered 
on or off, the change in ohmic resistances induce thermal stresses in the 
package. This study focuses on such types of .thermal loading and its effects. 
This research was directed towards the fol~owing specific tasks : 
(a) An IC package manufactured by CYPRESS Semiconductor, Inc. was 
modeled using ANSYS. A convergence study was done to select the best 
mesh to be used for the analysis. Results of this fully refined mesh 
model (REFM) were also compared to those obtained ·using a locally 
refined model (SUBM). 
(b) A parametric study using the FEM was done by varying different design 
parameters such as the lead frame thickness, CTE of lead frame, die 
attach ( die bond) elastic modulus, the influence of package geometry. 
Furthermore the effect of conformal coatings on chip stresses was 
investigated. 
9 
( c ). A hybrid method of stress analysis making use of the displacement data 
obtained by moire' interferometry techniques and applying them to the 
FEM to get the induced stresses was adopted. 
10 
Chapter 2 
2.1 Background - FEA 
Finite Element Analysis which plays a vital role in the design of IC 
packages is discussed below. There are a number of different methods for 
deriving the finite element equations: 
(i) Galerkin method ·[7] : This is a subset of the method of weighted 
residuals. It works directly fro;m the governing equation. 
(ii) Raleigh - Ritz [7] : This method makes use of the calculus of variatio~s. 
It requires the existence of a variational principle. Sometimes it is 
somewhat difficult to incorporate general types of boundary data. 
(iii)" Method of Virtual Work [7,8] : The principle of virtual work says that a 
virtual ( very small) change of the internal strain energy must be offset 
by an identical change in exter~al work due to the applied loads, i.e. 
where: 
ou = 6v 
u = Strain energy (internal work) 
v = External work 
fJ = Virtual operator 
11 
(2.1) 
ANSYS, the fin.ite element program employed to solve our problem, is based 
on the virtual work principle. 
2.1.1 General Procedure for FEA 
A general approach in implementing finite element modeling consists 
of the following procedures [5, 7 ,9] :. 
• In the preprocessor of the finite element program, the geometry for the 
structure is defined. The geometry is then divided into a number of 
elements which are connected at nodes. Other input, like the material 
properties, loads and bound~y conditions are all prescribed in this 
module. 
• The coordinate values of the element corners are arranged according to 
a prescribed formula into a strain matrix, B, for each element. This 
matrix contains the proportionality constant between the strain and the 
displacement vectors. 
• Another matrix, called the elasticity matrix, D, is constructed :from the 
elastic properties of the materials, Poisson's ratio and the modulus of 
elasticity. This matrix consists of the proportionality constant between 
the stress and the strain vectors. 
• The solver then performs a number of mathematical operations. The B 
and D matrices are transformed into a· stiffness matrix K by a set of 
matrix operations. A number of such K matrices are evaluated ar;td then 
combined into a ·master stiffness matrix for· the entire structure. 
• Specific elements within this matrix are combined with applied thermal 
12 
loads using elaborate matrix operations to reveal the nodal displacements 
imposed by the load. These displacements indicate thermal stresses as 
calculated by Hooke's law. 
A solution can be analytically approx.imated using this method. FEA can 
hence be used as a fast, low-cost tool to decide the merit of recommendations 
made for process variations. Thermal stresses can be evaluated and 
controlled using this method. 
2.2 Modeling 
A sample dual--in-line 16 pin package, with chip dimensions 4.22 x 2.49 
mm man~factured by Cypress Semiconductors, Inc. was used. Figure 2.1 
shows a cross-se.ctional view of the package with the relevant dimensions. 
Only the right half of the model with symmetric boundary conditions was 
used in the ·analysis. The package was divided into small number of elements 
interconnected at nodes and a 2-D plane stress analysis was conducted. A 
schematic of the FEA model with the boundary conditions is shown in Figure 
2.2. To compute the stress values, the geometry, material properties, 
boundary, and load conditions are provided as input to the ANSYS package. 
The para1netric design language in the software makes it I?ossible to define 
the input in terms of variables thus. making it possible to simulate different 
design options with minimum effort. Appendix A contains the finite element 
algorithm used to model the above specimen. 
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2.2.1 Material Properties 
Table 2.1 shows the properties of different materials used in the 
analysis. 
Table 2.1 : ·Material properties used in the FEM of the package. 
Property Epoxy Silicon Copper Die attach 
Young's 1.27 13.1 12.1 0.34 
Modulus(lO~MPa) 
CTE 16.3 3.0 19.0 3.09 
(10-6 0 /K) 
Poisson's Ratio 0.3 0.3 0.3 0.3 
2.2.2 Analytical Assumptions 
1. All the materials used in the analysis are isotropic and their properties are 
considered linear~y elastic. 
2. The bond between any two different materials is void-free (perfect 
adhesion). 
16. 
2.2.3 Boundary and Load Conditions 
1. There were only two mechanical boundary conditions. Nodes on the 
symmetry plane are constrained to move in the X direction, and the 
bottom node on this plane is .fixed to provide stability for the package in 
space. 
2. Two thermal conditions were. used for the steady state analysis : 
A) Heating the package from 298 K to 363 K. 
B) Cooling the package from 298 K to 203 K. 
2.3 Convergence Studies 
A finite ~lement model yields only an approximate solution to the 
equations of calculus.. Without a convergence study one cannot have 
confidence in the approximation. A convergence study is needed to estimate 
the accuracy of .the approximation and convert it into a meaningful solution. 
The ParametriG Design Language used to define the model geometry 
facilitates mesh refinement studies. A number of trial solutions were 
obtained, starting from a coarse mesh consisting of 880 nodes going up to an 
extremely fine mesh of 5240 nodes. The element type ·used. for the analysis 
was a 2-D solid element (STIF42) having two degrees of freedom (UX, UY) 
17 
at each node. The degrees of freedom are the primary unknowns determined 
by the analysis. By increasing the number of nodes, .thereby increasing the 
degrees of freedom, an estimation of the error :is obtained from each of these 
solutions.. The goal of the convergence study is to obtain the least accurate 
solution that is acceptable, because that is the least expensive solution. 
2.3.1 Energy Norm 
The ANSYS software package offers a method of posteriori estimation 
of the solution error due to mesh discretization [8,10]. The method involves 
calculating: the energy error within each finite element and expressing this 
error in terms of a global energy. norm. The error energy within each finite 
element is calculated as 
where: 
ei = error energy in element i 
{.du} = nodal stress e:rror vector 
D _:. stress-strain matrix 
(2.2) 
The nodal stress vector is the averaged nodal stresses minus the unaveraged 
nodal stresses. The averaged nodal stresses are determined by first 
c~lculating the stresses per element and then averaging them at the common 
nodes. 
By summing all element error energies ei, the global energy error in 
18 
the model, e, can be determined. This can be normalized against the t~tal 
energy (u + e), where u is the strain energy, and expressed as a percent error 
in energy norm, PE: 
PE (2.3) 
The percent error in energy _norm PE is a good overall global estimate of the 
discretization or mesh accuracy. 
Solution compar_ison for our FEM w~s made at certain points called 
target points. The error in the energy norm obtained from an extremely fine 
meshed model with 12480 degrees of freedom was very small and hence was 
chosen to be the target solution. For our model tw.o target points TPl and 
TP2 were chosen corresponding to locations of maximum normal stress u Y 
and maximum shear stress r max· Appendix A includes the algorithm used to 
calculate the energy norm and the error in the stress evaluations. u y(l) and 
rxy(2) are the stress values at target points TPl and TP2. 
Table 2.2 : Target Solution 
ETYP DOF % Energy Norm O" y(l) 
42 12480 4 31.5 12.2 
19 
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Results Comparison 
For each target point the stress values are obtained .and the ratio by 
which they differ from the target value is evaluated. The table compares the 
accuracy between different F~M's. 
Table 2.3 : Comparison of results from different mesh densities. 
ETYP 
42 
42 
42 
42 
42 
DOF % Energy Norm 
1760 
3440 
6000 
8480 
10480 
9.62 
6.85 
4.85" 
4.33 
4.01 
Ratio 
uy(l) rxy(2) 
0.45 
0.61 
0.79 
0.94 
0.99 
0.62 
0.81 
0.95 
0.97 
0.99 
As seen, the percentage energy norm remains relatively small. The 
two stresses converge quickly to the solution target. This is illustrated in 
Figures 2.3a and 2.3b. A fine mesh with an error of 6 per cerit or less was 
chosen to be acceptable for this analysis. 
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2.4 Local Analysis 
ANSYS offers a couple of ways for carrying out a local ·analysis in a 
FEM, namely submodeling aµd reduced substructuring. The greatest 
advantage of this type of analysis is that regional complexities can be 
simulated at a .significant savings in cost and time. The submodeling 
approach was used for the IC package and a comparison was made between 
the submode! and the globally refined mesh model. In submodeling, a coarse 
mesh FEM is used to identify regions of stress concentrations. A local model 
is then developed and interpolated displacements from the coarse model are 
imposed on it. A step by step description of the procedure (for ANSYS) used 
follows: 
1. Develop a coarse mesh FEM in the .PREP7 module and ~olve it. 
2. Use the POSTl module to identify regions of stress concentrations. 
3. Go to PREP7 and define geometry for the submodel around the critical 
areas. 
4. Mesh the submodel and create a file "File 26" containing the nodes along 
the boundary of the su bmodel . 
5. Go to A UXl and use the "CBDSP" com·mand to interpolate the 
displacements from the coarse model for the boundary nodes of the 
submodel. 
6. Switch back to PREP7 and resume the original model. 
7. Apply the interpolated boundary conditions to the submode! and solve it. 
8. Use the P0ST1 model to get a more accurate solution. 
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Table 2.4 below compares results between the fully refined mesh 
model (REFM) and the submodel (SUBM). The maximum and minimum ux 
( normal stress in X - direction) and r xy in the silicon chip were compared. 
Table 2.4 : Comparison of stresses between the refined mesh and the submodel 
Stress (N/mm2) 
M.ODEL 
REFM 66.5 11.9 
SUBM 66.7 12.·6 
% ·Difference 0.30 5.88 
15.l 
14.9 
1.32 
Tx,Y 
min 
- 20.1 
- 20.4 
1.49 
Figure 2.4a, 2.4b, 2.5a and 2.5b, the contour plots of the in plane 
tensile and shear stresses for both the REFM and SUBM show good 
·agreement. The letters A - Jin the figures are the stress values in MPa. 
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A •-40.696 
B ·-29.103 
C •-17.SOS 
D •-5.913 
E •5.682 
r a:17.2i7 
G •28.672 
! •40.467 
\ I •52.062 
J •63. 657 
Figure 2.4a : Contour plot of tensile stresses (ax) in t·he REFlVI. 
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A •-38. 3ii 
B =-27 .025 
C •-15.6i3 
D •-4. 321 
! s.7 .031 
F =18.383 
G s.29.735 
B s41.08i· 
I •52.439 
J •63.791 
Figure 2.4b : Co1'.ltour plot of tensile stresses ( u x) in the s·UBlVI. 
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,. •-26.i58 
B •-24.437 
C •-20.117 
D •-15.796 
E -=-11. 475 
F z-7.155 
G =-2.834 
B =1.487 
I •5.806 
J •10.128 
Figui·e. 2.5a : Cont.our plot of shear stresses ( r x) in the REF11l. 
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A =-26.543 
B :-22.449 
C :-18.355 
D =-14.261 
E :-10.167 
F :-6.073 
G :-1. 979 
H :2 .115 
I :6.209 
J :10.303 
Figure 2.5b · Contour plot of shear stresses ( r xy) in the SUB~ll. 
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Chapter 3 
3.1 Parametric study 
An IC package has to perform reliably under vaded load and 
environmental conditions. The parametric study was focused on the effect of 
the thermal loadings associated with the powering on and off of the device. 
The design of the package has to account for the stresses induced during the 
performance of the device as well as the stresses that arise in the assembly 
process. Finite element stress modeling was used to quantify and di~play the 
effect of different material choices and overall geometrical configuration. The 
large discrepancy between the CTE of the chip, the lead frame and the 
encapsulant be.comes a crucial factor in the operation of the device in a 
temperature fluctuating environment. The effect of the following items on 
the in-plane stresses was investigated : 
• Die bond modulus 
• Lead frame thickness 
• CTE of lead frame 
• Package geometry 
• lnfl uence of conformal coating 
Figure 3.1 shows the positions which were used. to compare the 
theqnal stress for the different design parameters. Points A and E are on t~e 
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chip and correspond to locations of high shear stress and tensile stress 
respectively. Point B is in the die bond. Points C and D are on the epoxy 
encapsulant close to interfaces bet·ween dissimilar materials. Point F is iia the 
lead frame pad. 
r-.-------
A 
-.. 
Chip 
.o 
E -
Die ottoch B• 
F• •c 
Leod Freme pod 
Encopuslant 
---~---
Fig 3.1 : Locations of points used to compare stresses. 
3.1.1 Die Attach Modulµs 
An epoxy based die attach is used in the FElvI. The die bond 
functions to reduce the thermal mismatch between the lead frame and chip 
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and at the same time should not be a poor thermal conductor.. Silver fillers 
are usually used to improve this property. To test the sensitivity of the 
stresses to the die bond elastic modulus (E) a change of± 20% was 
introduced. Table 3.1 lists the thermal stresses under load c.ondition A at 
locations A to F for different values of the bond modulus 'E'. There was no 
appreciable change in the stress magnitudes as the die bond modulus was 
varied. 
Table 3.1 : Variation of stresses with change in modulus 'E' of the die 
bond for load condition A. 
'E'(- 20%) Original Bond 'E' 'E' ( + 20 %) 
Location (J X Txy (J X Txy ()' X T iy 
A 39.6 11.9 39.8 11.9 39.9 11.9 
B -4.89 -8.78 -6.15 -9.98 -7.37 -10.9 
C 0.06 -0.27 0.11 -0.26 0.15 -0.24 
D 19.6 -8.09 18.4 -8.00 17.5 -7.95 
E 56.8 -0.07 57.7 -0.07 58.4 -0.07 
F -0.23 -0.48 0.16 -0.43 -0.10 -0.39 
3.1.2 Lead Frame. Thickness 
The package has a Copper le.ad frame of thickness 0.254 mm (10 mils) 
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and a CTE of 16.3 x 10-6 0 /K. The thickness was changed to 0.153 mm (6 
mils) and 0.203 mm (8 ~ils) and the stresses obtained for the different 
locations. Points A and E corresponding to locations of maximum shear 
stress ( r max) and maximum tensile stress (u x) indicated minor reductions in 
stress values. For a thickness of 0.203 mm the shear str·ess reduced by about 
1.43% and the tensile stress showed a reduction of 8.61 % when compared 
with the original lead frame thickness of 0.254 mm. 
Table 3.2 : Variation of stresses ·with lead frame thickness· 'T' for load 
condition A. 
'T' = 0.152 mm 'T' = 0.203 mm 'T' = 0.254 mm 
Location (J'x T X1J (J'x T X1J (J'x r :cy 
A 39.1 11.8 38.4 11.7 39.8 11.9 
B -6.20 -9.63 -6.27 -9.15 -p.15 -9.98 
C 0.41 -0.19 0.84 -0.13 0.11 -0.26 
.. 
D 17.8 -7.74 17.0 -7.39 18.4 -8.00 
E 55;5 -0.06 52.7 -0.05 57.7 -0.07 
F 0.23 -0.24 0.85 -0.08 0.16 -0.43 
3.1.3 CTE of Lead Frame 
The choice of lead frame materials can have a dramatic effect on ~he 
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reliability of the package. A major cause for the induced thermal stresses 
during fabrication is the thermal mismatch between the chip and lead frame 
CTE. To reduce this mismatch the. lead frame CTE was matched to that of 
the chip and· the stresses measured. 
Table 3.3: Stresses as a function of lead frame CTE ( x 10 '- 6 0 /K). 
CTE - 4.0 CTE - 8.0 CTE - 16 
- -
-
Location (J'x Txy (J'x Txy· (J'x Txy 
A 21.2 9.80 27.2 10.5 39.8 11.9 
B -7.21 -5.34 -6.87 -6.87 -6.15 -9.98 
C 12.9 3.10 8.73 2.01 0.11 -0.26 
D 4.77 -4.78 ·9.21 -5.83. 18.4 -8.00 
E 30.9 -0.03 39.8 -14.8 57.7 -0.07 
F 20.8 7.28 13.9 4.77 0.16 -0.43 
The chip has a CTE of 3.0 x 10 - 6 0 /K. As the CTE of the lea4 frame 
was matched with that of the chip there was a decrease in the tensile and 
shear stresses. A significant change in tensile stress ( (J' x) was noticed when 
the CTE of the lead. frame is 4.0 x 10-6 ° /K. 
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3.1.4 Influence of Package Geometry 
Two cases were simulated here : 
(i) The vertical position of the chip was moved up from its original position 
about 0.55 mm ~awards the top of the package. 
(ii) The vertical position of the chip was moved down 0.55 mm towards the 
bot.tom of the package. 
For each of the two cases the stresses on the chip surface under load 
condition A were calculated and plotted as shown in Figures 3.2a - 3.2c. We 
see that the placement of the. chip in the package has a significant effect on 
the surface stresses. The tensile stress u x and the shear stress r xy showed a 
percentage decrease of 17.8% and 12.2% respectively, at the chip corner when 
the chip was moved up. On the other hand, the stresses increased when the 
chip position was moved towards the bottom of the package. ·This a good 
example highlighting the benefit of finite eleme:nt modeling. It can provide 
answers to questions on how assembly and packaging processes have to be 
controlled to assure package integrity. 
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3.1.5 Effect of coating 
Conformal coatings are increasingly used· for stress relief in IC· 
packages [3] due to the use of proportionally larger chips in small packages. 
These coatings, which were first used as protection against moisture, are now 
applied on chip surfaces in an effort ·to reduce the· thermal mismatch between 
the molding compound and chip. A number of materials with typically low 
modulus of elasticity and high CTE such as silicone gel and polyimide are 
widely used [3,13]. Typical material properties for the two different coatings 
used in ~he study are shown in table. 
Table 3.4: Properties of the conformal coatings. 
Property· 
Young's Modulus 
( MPa) 
Silicone Gel 
1.034 E-6 
Thermal Expansion 251 E- 6 
( o;K) 
Poisson's Ratio 0.35 
37 
Polyimide 
0.138 E4 
20 E-6 
0.35 
As mentioned earlier, one of the load conditlons used were heating ~he 
specimen to an uniform temperature of 363 °K above a room temperature of 
298 °K. The only constraint for the final temperature is the maximum 
temperature the epoxy used for the grating replication (used in Hybrid 
Analysis - Chapter 4) can withstand. The epoxy used for our specimen 
(Devcon 2-ton Epoxy) can ~afely withstand temperatures up to 393 °K. 
Based on th}s a temperature of 363 °K was selected. 
\ 
Load condition A ( 298 °K - 363 °K) : 
From the. Figures 3.3a, 3.3b and 3.3c it appears that both coatings, 
silicone gel and polyirriide reduce the in plane stresses except at t~e ch_ip 
edges where there seems to be a drastic increase in the stresses. The silicone 
gel is fou·nd to be more effective then polyimide, for e.g. the absolute average 
change in the stress u x for a silicone coating was 38% compared. to 22% for a 
polyimide coating. 
Two other factors, namely, the thickness of ~he coating and the way it 
covers the chip can also effect the performance of the chip. The coat 
thickness was varied from 0.05 mm to 0.254 .mm (2 to 10 mils) for the 
silicone gel coatings and the thermal stresses evaluated. As the thickness is 
increased from 0.05 mm to 0.254 mm there is a modest change -in the stress 
magnitudes on the chip surface as evident from Figures 3.4a through 3.4c. 
The con£ ormal coating can also be used to cover the side as well as the 
surface of the chip. A FEM simulating this .type of application was analyzed 
38 
and the results compared to an uncoated model as well as to a model with 
coating on the chip s·urface only. Some interesting results were noticed (see 
Figures 3.5a, 3.5b and 3.5c). The in plane tensile stresses were reduced by 
applying the coat on the chip sides whereas the ~hear stresses were found to 
' 
" 
increase. Comparing the stress u x for the three different cases, we see that 
there is a maximum decrease of almost 2S MPa when the coating was applied 
on the side as well as the surface .. 
Load condition B (298 °K - 203 °K) : 
To study the effect of varied environmental conditions on the device, 
another load condition in which the specimen was subjected to cooling was 
chosen. Figures 3.6a - 3.7c show the effect ofcoating on the thermal stresses 
when the specimen was cooled tq a temperature of 203 °K below the room 
temperature. Application of coating increased the compressive and shear 
stresses on the chip. 
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Figure 3.3a : Effect of coatings on the tensile stresses u x on chip surface 
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V 
Chapter 4 
4.1 Introduction 
Finite element analysis has largely proven to be a cost effective tool to 
satisfy the need for an optimum design. This method has been used to find 
solutions to problems which are difficult to solve or can not be solved 
otherwise. However finite element modeling has its shortcomings. The 
results obtained are subject to the boundary conditions used. They depend 
greatly on the availability of accurate data for material properties, true 
representation of the object's geometry, and are sensitive to the shape and 
size of the elements used~ As a result, hybrid methods of analysi$· are finding 
an increased use in areas where one method alone .cannot provide real 
solutions. One particular form, a localized hybrid-experimental-numerical 
approach [14] was .applied in our analysis. It is based on the combination of 
the experimentally obtained displacement fields by fractional fringe moire 
-interferometry [16,17] with the finite element analysis. 
4.2 Fractional Fringe Moire' Interferometry 
This is an optical method to measure full field deformation [15]. It's 
principle is depicted in Figure 4.1. A crossed-line grating is replicated on. the 
specimen and it deforms together with -the loaded specimen. Two beams of 
coherent laser light illuminate the specimen grating obliquely from an angle 
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+ a and - o to fonn a virt Ltal grating which is superimposed on the specimen 
grating. This virtual gra.ting is formed because of the interferences of two 
coherent bea1ns intersecting at a given angle. The frequency / of the virtual 
grating is 
2 . f = A s1na (4.1} 
Here a is the angle of the incident beam and ..\ is the \vavelength of the light 
used. 
y 
X 
-Q 
Fringes 
Figure 4.1 : Schematic diagram of ::VIoire' Interferometry 
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The specimen and reference gratings interact to form a fringe pattern which 
is a contour map of Nx, which is the in plane displacement U. To get the 
second displacement component V, additional beams in the vertical plane are 
used to produce a second set of fringe patterns Ny. N denotes the fringe order 
at each point in the moire' pattern. The displacement is related to the fringe 
order and the frequency by the following expressions 
and (4.2) 
4.3 Description of the Experiment 
The IC package was sliced along selected planes · so as to expose the 
chip and the lead frame. Crossed gratings with a frequency of 1200 line~/mm 
in both the horizontal and vertical directions was replicated on the 
specimen's surface. The specimen was then placed in a special ,oven which 
was capable of heating the specimen uniformly. Proper optical alignment and 
orientation was required to produce a virtual grating frequency of ·2400 
lines/mm and to eliminate the no load fringe patterns in the camera's view. 
However, some fringes were unavoidable and resulted in 'null field' 
displacements, which are then subtracted from the final displacement fi~ld. 
The specimen was then heated uniformly from room temperature of 298°K to 
363 °K and the fringe patterns recorded. After the specimen had cooled to 
room temperature the null field was compared with the initially recorded null 
field to make sure that the alignment had not changed. With a frequency of/ 
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= 2400 lines/mm, ea~h fringe corresponds to a displacement of 0.417 µm. 
The recorded patterns were analyzed using image processing software to get 
the thermally induced displacements at the points of interest. The strains 
were then obtained by differentiation of the displacements occurring in the 
immediate vicinity of each point of interest [16]. 
4.4 Hybrid Analysi_s 
In a purely experimental approach to determine the strain at a 
particular point, displacement measurements at several locations near that 
point of interest are needed. Strains are then calculated by curve fitting and 
slope determinations of these curves. The unified numerical-experimental 
hybrid method of analysis has two di$tinct advantages : 
(1) The experimentally determined displacements are used as boundary 
conditions to the finite element model and the stress fields are then 
determined. The stress values, thus obtained will be closer to the actual 
solution as compared'to the stresses obtained by using a purely idealized 
finite element approach. 
(2) The hybrid method can also serve as an effective data reduction tool 
providing considerable savings in time and effort. By using a relatively 
small number of experimental data, FEM schemes can b.e used to 
evaluate the approximate strain values. 
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4.4.1 Numerical Simulation 
A number of numerical. experiments were run to illustrate this 
approach. Three different finite element models were built : 
(1) FEM - A: 
(2) FEM - B : 
This is the fully refined mesh model used earlier for the 
parametric studies. It is an idealized model with all ideal 
conditions and linear relationships. For the sake of 
·illustration, this was assumed to be the ·"true" solution for 
our problem. 
This particular model was used to run three different cases 
wherein the Young's modulus of the encapsulant was 
increased from 25% to 100% of the original value. All the 
other conditions were the. same as before. The stress fields 
were then evaluated .. 
Finally, the finite element model .from the previous run 
(FEM - B) was used and the "true" displacements from 
FEM - A were imposed on selected nodes (see Figure 4.2}. 
In applications such as electronic packages the properties of the 
constituent materials are difficult to measure, the data available is usually for 
bulk quantities and as a result of this limitation- the stress values obtained by 
finite element schemes are not the true values. If the real life displacements 
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ENCAPSULAJ.J""T 
CHIP 
LEAD FRA1IE 
Figure 4.2 : Boundary conditions used in FEM - C. 
can be measured to a sufficient degree of accuracy by experimental me~s, 
these displacements can then be used ·as boundary conditions in the finite 
element model. The stress fields, thus obtained would be closer to the true 
· solution. To. justify the use 9£ the hybrid method of analysis, the stresses were 
evaluated along the middle of the chip, for each of the three different FEMs and 
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compared as shown in Figures 4.3a through 4.5a. The stress values obtained 
from FEM - B were with the wrong value of the encapsulant modulus. When 
the "true" displacements from FEM - A were imposed on FEM - B, the stress 
fields were closer to the assumed true solution, FEM - A. Table 4.1 shows 
the average percentage error in the stresses for the different cases simulated. 
The absolute percentage error is nothing but the percentage difference 
between the stress values from the modified FEM(s) and the idealized FEM-
A. The absolute error values are then averaged over the selected range. 
Table 4.1 : Average absolute percentage error in the stress fields. 
'E' of encapsulant FEM-B FEM- C 
increased crx (! y Txy ux (j y Txy 
E+25% 9.08 18.6 21.0 3.14 7.02 5.70 
E +50% 17.1 23.8 39.3 6.80 13.4 10.3 
E +10:0% 30.7 43.4 69.2 12.2 24.3 17.9 
The stresses u y and r xy show a severe change in magnitudes as one appro~ches 
the chip edges towards the interface with the molding material. This 
behavior maybe attributed to the limitation of finite element schemes to 
predict the stress values at interfaces. 
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4.4.2 Hybrid Approach 
To implement the localized hybri.d approach a zone wc;1s selected, in 
this case the chip boundaries. Displacement data from the experimental 
work [17] was input as boundary conditions on the top cµid bottom surface of 
the chip boundaries. The experimentally measured displacements were 
compared with the displacements from a pure FEA along the top boundary of 
the chip in Figures 4.6a and 4.6b. One can see that the U displacements 
show good agreement and therefore are reliable enough to be used as input for 
the hybrid analysis. Due to limitations of the experimental set.up, reliable 
displacements in the V direction were not available. Hence, only the U field 
displacements were used. 
In order to ·study the effect of using only U displacements as boundary 
conditions a numerical experiment was performed. FEM - B ( with E of 
encapsu1ant doubled) was selected and supplied this time only with U 
displacements from FEM - A. The stress fields were again evaluated along 
the middle of the .chip and .compared with the previous finite element model 
which had both U and V displacements as boundary conditions. Figures 4. 7 a 
- 4. 7 c show that there is no significant change in the stress fields fo;r the two 
different cases, one with both U and V fields and the other with only U field, 
thereby justjfying the use of only the U field as boundary condition in this 
case. 
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The experimental U values were applied as boundary condition~ to our 
idealized finite element model along line Ll and L2, as sho,vn in Figure 4.8, 
and the stress fields were evaluated. The stresses were compared along line 
13 for the pure FEA analysis versus the hybrid analysis. Figures 4.9a and 
4.9b sho,v the results of this analysis. ·The absolute average percentage 
change for stress u x was 39% and for ·the shear stress r xy was 80%. 
ENC.APSULANT 
~~~~w~~7.?r-~~0~~'=1 =====~-
LEAD FRAME I 
J, 
11 
13 
12 
Figure 4.8 : Boundary conditions of FEM used in Hybrid analysis. 
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The hybrid method was finally used to run two test cases : 
Case 1 - U displacements ·were imposed along line 12 only and the model was 
solved. Next the U displacements along line 11 from this run were 
compared with the experimental (measured) values and the pure 
FEA values. The results are shown in Figure 4.10 
Case -2 - The U di~placements were imposed on line 11 and then the U 
displacements were compared along line 12, as shown in Figure 4.11 
The obtained results along 11 and 12 show that the hybrid method results in 
smoothed and shifted line- of data as coi;npared to the measured data. The 
hybrid results along line 11 (Figure 4.10) lie beneath both the experimental. 
and FEA results, thus indicating a strong influence of the relatively large 
difference between FEA and the experimental data used as input (12, Figure 
4.11). The hybrid results along line 12 (Figure 4.11) ar_e between the FEA 
and experimental data due to the fact that the displacement data used for 
input (11, Figure 4.10) is closer to the FEA predictions. Since the degree of 
error in the material properties used in the FEA of the package is not known, 
one can not accurately predict the behavior of the hybrid results on the basis 
of the simulation experiments· conducted in Section 4.1.1. 
The results presented in Figures 1.10 and 4.11 show that the use of the. 
actual ~isplacements as input can significantly alter· the FEA results. 
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4.5 Sensitivity analysis 
The above method though simple in concept, has to be examined ·for 
stability. Moire' interferometry has proven to be a hig_hly sensitive method 
for measurement of displacements,[15] but an assessment has to be made of 
the effects of curr~nt levels of error in estimating partial fringe orders. A 
number of numerical experiments were performed using the FE1,ffor the DIP 
and data from: these mode.ls were used to determine the stability of the 
n1ethod. 
Case 1 : Localization of Analysis zone 
The original mesh used for the parametric studies (Figure 2.2) provided 
Chip 
Lead Frame 
Figure 4.12 : FEM sho·wing the localized zone. 
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J 
provided the nodal displacements and stresses everywhere in the model. A 
zone in this FEM was selected and the displacements of the nodes along the 
boundary were input as data for a second finite element analysis. Figure 4.12 
shows the schematic of the FEM used for this analysis. The stresses obtained 
were found to be identical to the original stress values, as would be expected. 
Case- 2 : Sensitivity of Moire Interferometry 
The displacements obtained from case 1 were modified by introducing 
random errors. A random number generating routine was used to generate 
random numbers in the range -1 to + 1. These random numbers were then 
applied as factors to the selected maximum magnitude of input displacement 
error. Figure 4.13 displays the .results for the case when the calculation 
utilized values of displacements in the range of ± 1/4 fringe order or ± 0.1 
µm. The stress values for <7 x and r xy ( shown by symbols) obtained from the 
modified displacements are almost superimposed on the original values 
( shown by lines) calculated from the unmodified displacements. This 
indicates that the finite-element calculation is not highly sensitive to this 
level of input displacement error. Similar tests were run with different 
orders of random errors in moire' interferometry and the stress fields 
determined. Figures 4.14 to 4.16 illustrate the effects of these errors. One can 
conclude that for errors of magnitude one fringe order and above the er x and 
r xy values obtained show large unacceptable departures from the original 
results. Thus for large values of input error it is impossible to establish the 
true stress distribution with reasonable accuracy. 
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l 
Chapter 5 
5.1 Summary and Conclusions 
Thermal/mechanical design of_ electronic packages requires an effective 
analysis method for the study of the complex geometries involved. This 
includes the interfaces between :different ma_terials, thin layers of material, 
sharp corners, etc. Finite element analysis can be used to quantify the stress 
concentrations in these packages. The stresses can_ then be minimized by 
specific choices of materials and package design. A number of design 
parameters were varied individually in a plane stress FEA of a plastic-
encapsulated IC in order to determine the corresponding changes that might 
be expected in .the thermal stress levels· under varied environmental 
conditions. 
FE Ms of the DIP showed that the choice of lead frame materials, the 
placement of the chip in the package and the use of conformal coatings on the 
chip surface can all play a major role in the induced stress levels. Under the 
applied thermal load, varying_ the die bond modulus and the lead frame 
thickness effected the stresses only nominally. When the CTE of the lead 
~rame was .matched wit_h the CTE of the chip the stresses were lowered 
significantly. Unsymmetrical packages with respect to the position of chip 
towards the top or the bottom of the package were modeled. Moving the 
chip up led to a reduction in the stress levels whereas the stresses increased 
89 
when the chip was moved down. The stresses u x and r xy were 1ecreased by 
') 
18% and 12% respectively along the corner of the chip. 
Finite element analysis proved to be an useful technique to .analyze 
the impact of conformal coatings on the stress distributio~ on the chip 
surface. Conformal coatings which were conventionally used as a barrier to 
moisture are finding increased use as a means of reducing thermal mismatch 
between the package materials. Two such coatings, silicone gel and polyimide 
were found to have a pronounced effect on the chip surface stresses. Silicone 
gel was found to be more effective in keeping the stress levels down. A 
reduction of 20% to 38% in the stress levels was predicted when coatings 
were applied on the chip surface. A 'dripping' model in which the coating 
was used to .cover the chip edges. as well as the chip surface, further reduced 
the shear stress and tensile stress levels. 
One important note to be made here is that, the thermal stresses 
change as a function of time and environmental conditions. The stress 
magnitudes generated by FEA models may not agree with the actual values 
but the distribution and relative magnitudes are reliable. Furthermore, in 
plastic package fabrication there is a high number of thin film layers. The 
material properties of thin and narrow elements is not the same for bulk 
materials. This discrepancy in some cases can adversely effect the results. 
·Hybrid stress analysis, unifying the capability of highly sensitive moire 
interferometry to measure the small deformations and the usefulness of finite 
90 
element techniques, can give a realistic estimate of the stress magnitudes. 
Moire interferometry has proven to be a highly reliable optical method to 
measure full field deformation. This technique is independent of material 
properties, object geometry etc. and, can provide the actual displacements 
measured to a high degree of accuracy. Numerical experiments verified the 
reliability and stability of moire interferometry. Relatively small number of 
displacements obtained from the fringe patterns were supplied as input 
boundary conditions to the FEM and the stresses w~re determined. The use 
of finite element method circumvents the laborious and time consuming task 
of extracting fringe gradients which are needed to determine the stresses. 
With this knowledge of stress distribution a tight control can be maintained 
over the design, assembly and reliability processes in the electronic packaging 
industry. 
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APPENDIX A 
This appendix includes samples of ANSYS keystroke files used for our 
analysis. The parametric design language was used to define the problem, 
thus m~king it convenient to run a number of finite element models 
simulating different design op!ions. Figure sho\vs the right _ha!£ of the dual-
in-line package w.ith the relevant dimensions in terms of variables. 
ttol!!ifr; Ccr.:;-Jt.!nd 
HS ! l 
Chip VOi= a:~.:c:-i 
I F>:>'1 ~r;,.~;, J I 
H4 l 
H3 H2 HI 
T l T 
l ~ L4,_ 
L3 
L2 
LI 
Figure A.l : Parametric d~finition of package geometry 
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C**** This keystroke file can either be used in a batch or an interactive 
C**** mode. The results are output to a File 12 which can be processed 
C**** using the post processor module. 
/prep7 **** Enter the Preprocessing module 
/title,FEA of a. DIP 16 package 
kan,O **** Define Analysis type to be Static 
Set the geometry in terms of variables (see Figure ) . 
11=17.4752 
12=4.2164 
13=3.1623 
14=2.1082 
Hl=l.524 
H2=1.778 
H3=1.8161 
H4=2.1844 
H5=3.302 
The no. of element divisions can be controlled by defining each 
segment of the geometry by variables. 
a=14 
.96 
h=L3-L4 
c-=L2-L3 
d=Ll-12 
e=Hl 
f=H2-Hl 
g=H3-H2 
h=H4-H3 
i=H5-H4 
nda=20 
ndh=12 
ndc=12 
ndd=30 
nde=l2 
ndf=6 
ndg=3 
ndh=8 
ndi=lO 
STIF=42 
EX1=1.265e4 
EX2=12.0658e4 
EX3=0.3378e4 
97 
**** Number of divisions on segment '~' 
*·*** (Stif 42 is a 2-d isoparametric solid 
**** element). 
**** Set the material properties for the 
**** different materials. 
.EX4=13.le4 
PRl=.3 
PR2=.3 
PR3=.3 
.PR4=.3 
ALP1=16.e-6 
ALP2-16.3e-6 
ALP3-41e-6 
ALP4=3.0e:-6 
RTEM=298 
UTEM=363 
et,1,STIF 
ex,1,EXl 
nuxy,1,PRl 
alpx,1,ALPl 
et,1,STIF 
ex,2,EX2 
nuxy,2,PR2 
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**** Set the reference temperature. 
**** Set the uniform temperature. 
**** Define element type 
*?le** Define Young's modulus. 
**** Define the Poisson's ratio. 
**** Define the CTE. 
alpx,2,ALP2 
et,1,STIF 
ex,3,EX3 
nuxy,3,PR3 
alpx,3,ALP3 
et,1,S"TIF 
ex,4,EX4 
nuxy,4,PR4 
alpx,4,ALP4 
tref,RTEM 
tunif,UTEM 
ktemp,O 
I(,1,0 
I{,2,14_,0 
l{,3,13,0 
I{,4,12,0 
K,5,11 
I(,6,11,Hl 
I{,7,12,Hl 
I{,8,13,Hl 
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**** Define the reference temperature. 
**** Define uniform temperature. 
**** Set all nodal temperatures = UTEM 
**** Define the model geometry i.e the 
**** points, lines and the mesh areas. 
I 
K,9,14,Hl 
ii 
I(,10,0,Hl 
K,11,0,H2 
I{,12,L4,H2 
K,13,L3,H2 
K,14,L2,H2 
I{,15,Ll,H2 
K,16,Ll,H3 
I{,17,L2,H3 
I{,18,L3,H3 
I{,19,L4,H3 
I(,20,0,H3 
I(,21,0,H4 
I{,22,L4,H4 
K,23,L3,H4 
I(,24,L2,H4 
I<: ,25,11 ,H4 
l{,26,Ll ,H5 
I<:,27,L2,H5 
I(,28,13,HS" 
I{,29,L4,H5 
K,30,0,H5 
L,1,2,nda 
L,2,3,ndb 
.. "' 
100 
L,3,4,ndc 
L,5,4,ndd,10 
L,,.6,5,nde,6 
L, 6 ,.7 ,ndd, 10 
L, 7 ,4,nde,6 
L,7,8,ndc 
L,8,3,nde,6 
L,8,9,ndb 
L,9,2,nde,6 
L,9,10,nda 
L,10,1,nde,6 
L,10,11,ndf 
L·,11,12,nda 
L,12,9,ndf 
L,12,13,ndb 
L,13,8.,ndf 
L,13,14,ndc 
L,14, 7 ,ndf 
~,15,14,ndd,10 
L,15,6,ndf 
L,15,16,ndg 
L,16,1.7 ,ndd,10 
L,17,14,ndg 
L,17 ,18,ndc 
L,18·,13,ndg 
101 
I 
. t,1,~,19,n,.;lb 
L,19,12,ndg 
L,19,20,nda 
L,20,11,ndg 
L,20,21,ndh 
L,21,22,nda 
L,-22,19,ndh 
L,22,23,ndb 
L,23,18,ndh 
L,23,24,ndc 
L,24,17_,ndh 
L,25,24,ndd,10 
L,25,16,ndh 
L,25,26,ndi,5 
L,26,27 ,ndd,10 
L,24,27 ,ndi,5 
L,27 ,28,ndc 
L,23,28,ndi,5 
L,28,29,ndb 
L,22,29,ndi,5 
L,29,30,nda 
L,21,30,ndi,5 
a,1,2,9,10 
a,2,3,8,9 
/-", 
,/·· 
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a,3,4,7,8 
a,4,5,6,7 
a,10,9,12_,ll 
a,9,8,13,12 
a,8, 7 ,14,13 
a,7,6,1.5,14 
a,11,12,19;20 
a,12,13,18,19 
a,13,14,17,18 
a,14,15,16,17 
a,20,19,22,21 
a,19,18,23,22 
a,18,17 ,24,23 
a,17 ,16,25,24 
a,21,22;29,30 
a,22,23,28,29 
a,2.3,24,27 ,28 
a,24,25,26,27 
Set the material and element type and mesh all the areas. 
mat,1 
type,l 
amesh,1,4 
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mat,2 
type,l 
amesh,5,6 
1n~t,1 
type,1 
amesh,7 
n1at,2 
type,1 
amesh,8 
1nat,3 
type,1 
amesh,9 
1nat,l 
type,1 
a.mesh,10,12 
1nat,4 
type,1 
amesh,13 
1nat,l 
,) 
" 
104 
type,1 
amesh,14,20 
*GET,MAXN,MXND 
NDOF==MAXN*2 
nrsel,x,O 
symbc,0,0 
nrsel,y,0,0 
d,all,uy,O 
nall 
eall 
I(SE,1 
,vsort,x 
wfront 
afwri 
fini 
/inp,27 
fini 
/eof 
**** Get maximum node number. 
**** Calculate the degrees of freedom. 
**** Define the symmetry plane at x = 0 
**** Fix the bottqm point' of this plane. 
***.* UX and UY == 0.0 
**** Calculate and store strain energy.. 
**** Reorder to minimize wavefront. 
**** Write analysis file File 27. 
**** Submit File 27 to be solved. 
**** Results are stored in File 12. 
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C**** This keystroke file was used in the Convergence studies. The post 
C**** processing module is used to get the required output from the 
C**** solution file, File 12. 
/POSTl **** Enter The POSTl post processor. 
STRESS,ENRM 
STRESS,SENE 
STORE STRESS 
SET,1,1 
ESEL,MAT,1 
NELEM 
NRSEL,X,2.1082 
NRSEL,Y,1.8034 
*GET,NODl,NDMX 
*GET,SYl,SY,NODl 
SYlN=SYl/31.5 
ESEL,MAT,4 
NELEM 
NRSEL,X,2.1082 
NRSEL,Y,2.1844 
*GET ,NOD2,NDMX 
*GET ,ss2·,sxY ,NOD2 
SS2N =SS2/12.22 
NALL 
**** Allocate storage of energy error 
*·* * * Store energy error 
**** Get node number at T-Pl 
**** Get stress value .o-y(l) 
**** Calculate normalized value u y(l) 
**** Get node number· at TP2 
* * * * Get shear stress value r xy( 2) 
**** Calculate normalized value r xy(2) 
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SSUM **** Sum energy terms 
**** Calculate percent energy norm *GET ,ENR,SSUM,E·N;ElM 
*GET,TSE,SSUM,SENE 
ERR=(SQRT(ENR/(TSE+ENR))*lOO) 
*STAT 
fini 
/eof 
• 
107 
**** Gives the current values of the 
**** variables used. 
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